CEN/CLC/JTC 22/WG 3 "Quantum Computing and Simulation"

Convenor: **PAUL Alexandra MME**

HAL_requirements_Draft05

Document type	Related content	Document date	Expected action
Project / Draft		2026-06-18	

Description

Dear members,

Please find attached the last version of the EAS project "HAL".

Best,

Simon

CEN/TC XXX

Date: 20YY-XX

prEN XXXXX:20YY

Secretariat: XXX

JTC 22 WG3 Quantum Computing

Hardware Abstraction Layer

Functional requirements

Draft 05, 2026-06-18

CCMC will prepare and attach the official title page.

Contents

Page

European foreword 4
Introduction 5
1 Scope 6
2 Normative references 6
3 Terms and definitions 7
4 Abbreviations 7
5 Overview 8
5.1 Outline 8
5.2 Primary functionalities 9
5.3 Interfacing considerations 9
6 Quantum instructions 10
6.1 Outline 10
6.2 Initialisation instructions 10
6.3 Inquiring instructions 11
6.4 Execution instructions 14
6.5 Fault handling instructions 16
7 Quantum gates 18
7.1 Outline 18
7.2 Queries about supported gates 18
7.3 Predefined quantum gates 20
8 Libraries 26
8.1 Outline 26
8.2 Library with Optimised Circuits 28
8.3 Library for Fault Tolerant Quantum Computing (FTQC) 28
8.4 Library for Mapping and Routing 29
9 Resource management 31
9.1 Outline 31
9.2 The concept of partition sequences 31
9.3 The concept of check pointing 32
Bibliography 34

European foreword

This document (prEN XXXX:20YY) has been prepared by Technical Committee CEN/TC JTC22/WG3 “Quantum Computing and simulation”, the secretariat of which is held by XXX.

This document is currently submitted to the CEN Vote on TS.

This document has been prepared under a Standardisation Request given to CEN by the European Commission and the European Free Trade Association, and supports essential requirements of EU Directive(s) / Regulation(s).

Introduction

A hardware abstraction layer (HAL) is a software layer within a quantum computing software stack to enable higher-level software and compilers to operate independently of hardware-specific details. This TS defines functional descriptions and functional requirements for the HAL, while specific implementation details and values remain out of scope.

The HAL resides between the assembly layer and the control software layer, as described in TR 18202:2025 "*Layer Models for Quantum Computing*" [13]. Its purpose is to provide a standardised interface that abstracts hardware-specific details away and to expose essential capabilities to higher layers. This capability enables portability and interoperability across diverse quantum architectures.

The HAL is designed to support a wide range of quantum hardware platforms, each with unique characteristics such as qubit topology, native gate sets, and error correction schemes. Its functionality is plug-in extendable via libraries to accommodate future developments. Rather than prescribing strict implementation details, this TS focuses on defining the functional roles of the HAL, including instruction translation, resource management, fault tolerant quantum computing, mapping and routing, virtualisation for multi-user environments, and reporting of hardware capabilities. These functionalities allow compilers and programming frameworks to optimise execution without requiring direct interaction with proprietary hardware interfaces.

By establishing these functional requirements, the HAL becomes a cornerstone for modular quantum computing systems, ensuring flexibility, scalability, and vendor-neutral integration.

1 Scope

This TS describes the functionalities of the hardware abstraction layer (HAL) for use in the software stack of quantum computers, as described in TR 18202:2025 on "*Layer Models for Quantum Computing*" [13]. The present TS is focused on a high-level functional description of the HAL while additional details on implementation and interfacing are reserved for other future CEN/TSs.

The word "functional" means within this context that a precise definition of implementation, interfaces, information flows (via instructions, commands, signals, etc.) and values is out of scope. This TS concentrates therefore on general descriptions of what the HAL supports and which properties or quantities are to be considered for future specification. It offers mainly an enumeration of characteristics that are considered as relevant as well as a motivation why they are relevant.

The Hardware Abstraction Layer aims to inform higher layers with capabilities and limitations supported by the underlying hardware. It hides many implementation-specific details, and provides a more unified interface to higher layers. This includes instruction translation, resource management, fault tolerant quantum computing, mapping and routing, virtualisation for multi-user environments, and reporting of hardware capabilities.

Not all quantum computers make use of the same paradigm. Annealing quantum computers behave differently from gate-based quantum computers, and therefore their HALs might behave differently as well. The HAL can therefore provide information about the underlying architecture, such as for instance being "gate-based", "annealing" or "simulation". When applicable, the HAL can also select between multiple quantum architectures and even partition a single task into multiple queues to perform calculations in parallel on multiple architectures.

To speed-up progress, the first version of this TS puts a focus on gate-based quantum computers, but that does not exclude functional requirements for other architectures. Details of other architectures are left for future revisions of this TS.

2 Normative references

None

3 Terms and definitions

For the purposes of this document, the following terms and definitions apply:

ISO and IEC maintain terminology databases for use in standardization at the following addresses:

- ISO Online browsing platform: available at https://www.iso.org/obp/
- IEC Electropedia: available at https://www.electropedia.org/

3.1

Universal gate-based quantum computing

a quantum computer being capable of processing an arbitrary quantum circuit.

Note 1: A universal gate-based quantum computer ought to have a gate set which is universal. A gate set is said to be universal if any unitary operation can be approximated to arbitrary accuracy by a quantum circuit involving only those gates [12]. The definition also comprises non-fault-tolerant universal quantum computers, which can process an arbitrary quantum circuit reliably only up to a certain length, size or gate count.

4 Abbreviations

ISA – Instruction Set Architecture

HAL – Hardware Abstraction Layer

FTQC - Fault Tolerant Quantum Computing

QEC – Quantum Error Correction

QFT - Quantum Fourier Transform

DLL - Dynamic Linking Library

ASCII - American Standard Code for Information Interchange

5 Overview

5.1 Outline

The description of the Hardware Abstraction Layer comprises the HAL software layer of the CEN/CENELEC Layer model for gate-based quantum computers, TR 18202:2025 [13], as shown within the box in figure 1. It involves all transformations of instructions from higher layers that are needed for interworking with the control software layer(s) of one or more hardware stacks.



Figure 1 *- Overview of the layer model of quantum computing.*
Only the layer within the red box is within the scope of this document.

The primary aim of the Hardware Abstraction Layer is to hide many implementation-specific details of lower layers and to offer a more uniform interface to higher layers for instructing lower layers. This does not mean that higher layers are to be fully hardware agnostic of the underlying hardware and software. Optimising compilers, for instance, need dedicated knowledge on the hardware implementation to generate optimal code. In such cases, they can query the HAL about the capabilities and limitations of the underlying hardware and software. Once compiled, the HAL can be used to handle the entire exchange of queries, instructions and replies through a uniform interface.

By uniform we mean that implementations of higher layers can works for different quantum computing hardware platforms such as solid state quantum computing, ion traps, neutral atoms, optical quantum computing, topological quantum computing and so on. By queries we mean requests for information about number, organisation and performance of qubits, about the set of instructions understood by lower layers, about optional capabilities added to HAL or lower layers, and so on.

5.2 Primary functionalities

Where possible, the HAL will simply relay requests and instructions to lower layers. It depends on the capabilities of lower layers if it can relay directly or if it needs a simple format conversion into something understood by lower layers. But the HAL should also offer capabilities that are far more complicated and are to be implemented within the HAL itself, including:

- Offering a standardised instruction set.
- Offering a standardised set of predefined gates. Those that are not supported by lower layers are emulated within the HAL.
- Scheduling multiple tasks submitted concurrently by multiple users via a queue of instructions. This can offer the perception to each user as if he is the only user of the quantum computer without being disturbed by other users.
- Support of plug-in libraries to extend the functionality of the HAL in a flexible manner. This enables the support of all kinds of proprietary solutions from different vendors that are accessible via a uniform interface. Examples are:
  - Emulating multi-qubit gates, such as a Quantum Fourier Transform, as if they are single compound gates within the hardware.
  - Emulating fault tolerant (software) qubits, by using the redundancy of many (hardware) qubits for quantum error correction mechanisms. Zero or more solutions can be supported by means of installing multiple libraries
- Selecting between multiple quantum architectures, or even partition a single task into multiple queues, to perform calculations in parallel on multiple architectures.

5.3 Interfacing considerations

The interface between HAL and the lower "control software" layer can be proprietary and can even be based on function calls. But this approach is not applicable for the interface between higher layers and the HAL. That interface has to be be based on a sequence of individual instructions, not on function calls. The preferred format for these instructions is binary, but the use of human readable ASCII instructions is not excluded.

The reason for this is that the HAL should be able to schedule multiple tasks submitted concurrently by multiple users via different instruction queues. This requires that the HAL should be able to detect where a long stream of instructions from user "A" can be interrupted to allocate time for handling instructions from user "B". Such a detection might be based on finding the instructions for resetting the state of all quantum registers of by inserting dedicated "check-point" instructions.

6 Quantum instructions

6.1 Outline

A quantum instruction is a request or order to perform an executable step within a quantum program or task. Instructions are encoded, such as in a human-friendly ASCII format (as common in assembly languages) or -preferably- in a computer-friendly binary format (as in byte-code representations). These instructions have to be executed in a specific order, as dictated by some quantum algorithm.

A single instruction is encoded as a sequence of bits or bytes representing the associated operator and zero or more operands. In principle, instructions are executed one-by-one, but instructions can consist of multiple parallel quantum operations on distinct qubits.

Higher layers can push these instructions into a buffer within the HAL or the HAL pulls these instructions from a buffer within higher layers. This enables the HAL to pause the execution of an instruction flow for a while to give priority to other tasks. For instance, to execute instructions in another flow or to perform a warm-start calibration of the hardware.

It depends on the kind of instruction if the HAL can simply hand it over to the control software layer, if the HAL should translate it first into something that will be understood by the control software layer, or if the HAL can execute the instruction itself.

The HAL supports a variety of instructions, organised as:

- Initialisation instructions
- Inquiry instructions, about
  - capabilities of hardware
  - organisation of qubits
  - supported gates
  - qubit or register performance
- Execution instructions, about
  - preparation/initialisation
  - check pointing
  - selecting libraries
  - pulse-level instructions to change the state
  - gate-level instructions to change the sate
  - measurement-level to readout the state
- Fault handling instructions

These instructions are explained below, and the text is (obviously) quite similar to the specification of an ISA in the Technical Specification of Cryogenic Solid State Quantum Computing [14].

6.2 Initialisation instructions

Initialisation instructions are to prepare the setup for quantum computing tasks. These instructions are typically sent at the beginning of a calculation sequence by higher layers, such as the HAL. But they can also be re-sent as often as needed. At least the following instructions should be supported by the HAL:

- "*def shapes*": construct a data structure with predefined wave shapes for pulses.
- "*def bases*": construct a data structure with predefined bases to measure individual qubits.

- "*def registers*": group the qubits into registers and allocate indices to individual qubits. This grouping can be defined from higher layers, such as the HAL, or selected from one or more predefined register grouping.
- "*def meta instructions*": store a pre-defined sequence of instructions into a data structure, callable via a single instruction name, so that it can be played-back as if it was a new (user definable) instruction.
- "*set mapping*": construct qubit topological mapping.
- "*set lanes*": allocate numbering to lanes of pulsing channels.
- "*run calibration*": call a calibration from a set of predefined calibration procedures, to prepare a setup.

It might be possible that future systems will allow for a user-definable grouping of qubits to arbitrary registers. In that case the definitions of lane indices and mapping will also change.

6.3 Inquiring instructions

6.3.1 Purpose

Inquiring capabilities is a mechanism for higher layers to identify relevant information about the setup, without performing any calculation. A quantum compiler or interpreter should have full knowledge about this in order to optimise generated code. To prevent that each compiler is targeted only to a single system, it could start with inquiring these capabilities via the HAL.

Most of these capabilities are hard-coded in the control software layer by the vendor, who has full knowledge about the hardware. In such cases, the HAL only needs to relay queries and replies between layers above and below the HAL. A conversion between uniform and proprietary interfaces might be the only functionality that the HAL should add to offer this functionality.

6.3.2 Inquiring the organisation of qubits

Qubits are usually grouped into one or more quantum registers. A quantum register is a system comprising multiple qubits, each with its own index. All available qubits can be fixed members of a single register, can be spread out over multiple (smaller) registers, or can be spread out over a user-definable grouping into registers.

If multiple registers are being used, each of them has a unique identifier to address the individual registers. When the setup has this capability, it should support instructions on how they can modify these registers.

The HAL should support the handling of several queries about how qubits are organised and how they perform. This includes information about:

- *Width*: The HAL should report the number of available qubits for each quantum register and how they are organised within these registers. It can also specify whether all qubits are part of a single quantum register or if they are allocated to multiple (smaller) registers. The use of multiple registers can also occur when using modular hardware architectures.
- *Depth*: The HAL might report on qubit performance by means of the maximum depth for circuits of gates that can be executed before the calculated result becomes unreliable. This value is related to the coherence time of the implementation and other imperfections of the underlying hardware.

- *Connections*: The HAL should report an adjacency matrix for each quantum register to indicate which qubits are edge-connected. For instance, when a register has N qubits, then this adjacency matrix **C** has a size of $N \times N$. The default of each element in this matrix is false, but if qx and qy are the indices of two adjacent qubits, then $\mathbf{C}(qx,qy)=\mathbf{C}(qy,qx)$=true. Matrix **C** is a symmetric matrix since $\mathbf{C}(k,r)=\mathbf{C}(r,k)$.

Queries about the *depth* of circuits are described in section 6.2.3 on *qubit or register performance*.

The HAL should therefore support at least the following capability instructions:

- "*Get register set*": Return a list with identifiers of each of the supported quantum registers.
- "*Get register width*": Return the number of available qubits for each individual quantum register.
- "*Get adjacency matrix*": Returns an "adjacency matrix" for each individual quantum register, to specify which qubits in the register are edge-connected.
- "*Get lane matrix*": Returns a "lane matrix" for each individual quantum register, to specify for each pulse generator to which qubit it can be connected. For instance, when Np pulse generators can be connected to Nq qubits in that register, then the associated lane matrix **L** has size $Np \times Nq$. The default of each element in this matrix is false, but if pulse generator px can be connected with qubit qy then **L**(px,qy)=true. Returning an empty matrix means that this limitation does not exist.

Different kind of qubits can be distinguished when inquiring system specifications, such as:

- Physical qubit: A noisy quantum system in which a two-dimensional Hilbert space can be encoded.
  - Data qubit: data qubits are physical qubits used for storing and processing quantum information.
  - Measurement qubits: physical qubits used for stabiliser measurements of quantum error-correcting codes.
  - Communication qubit: physical qubits specifically designed to perform entanglements to other communication qubits on non-local registers. They are also entangled to other qubit types within the quantum computers and are primarily used to mitigate information for distributed quantum operations.
- Logical qubit: An error-corrected quantum system whose state lies in a two or higher-dimensional Hilbert space.

6.3.3 Inquiring supported gates

A native gate is a gate that can be executed within a "single pulse interval" using one or several simultaneous pulses. If a gate requires multiple pulses in sequence, then it is called a compound gate. If a compiler has full knowledge about which gates are native and which are compound, then it can optimise a compiled program in terms of minimal execution time.

The HAL might also support shortcuts for commonly used (sequences) of native gates as if they were a - single gate. Those shortcuts are called primitive gates. Example are the well-known Pauli gates that are implemented as (a sequence of) rotations. All primitive gates that are not native are assumed to be compound gates.

The HAL should support at least the following gate inquiry instructions:

- "*Get primitive gates*": Returns an identifier list of all gates that are understood by the ISA. This includes both single qubit as well as multi qubit gates. Examples are:
  - Rx(a), Ry(b), Rz(c), X, Y, Z, etc
  - Rxx(a), Rxy(a), cX, cZ, SWAP, cNOT, etc
- "*Get native gates*": Return an identifier list of a subset of primitive gates that can be executed within a single pulse interval.
- "*Get gate matrix*": Returns for each primitive gate the associated matrix defining the operation.
- "*Get gate duration*": Returns for each primitive gate the operation time.

6.3.4 Inquiring qubit or register performance

Inquiring performance information is a mechanism to enable higher layers to infer the maximum circuit depth and other quality parameters. This means the number of time slices that can be executed before the calculation becomes unreliable. Examples are specifying the error of primitive gates, expressing a fidelity for each gate, or simply specifying a maximum circuit depth. This value is related to coherence time of the implementation and other performance parameters of each connection between qubits. Details about these mechanisms are still to be elaborated, but they should facilitate higher layers, such as compilers, to identify one or more of the following performance parameters:

- "*Get gate performance*" such as:
  - Coherence times, e.g. (T1, T2), where "T1" refers to state decoherence time and "T2" refers to phase decoherence time.
  - Fidelity for certain gates.
  - Qubit pulse error rates.
  - Read out error to indicate how accurate a measurement can be
- "*Get instruction duration*": List of durations for each identified instruction (operations, pulses, read out times, etc.). Note that this is a generalisation of the afore mentioned "get gate duration" instruction
- "*Get qubit properties*": List of properties of each identified qubit e.g. (T1, T2, qubit type, position coordinates, etc.)

6.3.5 Inquiring supported libraries

The functionality of the HAL can be extended by plug-in libraries, as further explained in chapter 8. The HAL shall support instructions to identify which libraries are available and what their capabilities are. This includes:

- "*Get libraries*": Returns an identifier list, version info, etc of all libraries that are available in the HAL.

The kind of capabilities supported by each library is library-dependent, so query instructions of these capabilities are to be handled by the involved library. If a specific library supports circuits that are optimised for the involved hardware, it should report which gates it can emulate. In that case it can respond to:

- "*Get library gates*": Returns an identifier list of all gates that are emulated in the library and can be called as if it was a primitive gate.

6.4 Execution instructions

6.4.1 Purpose

Execution instructions are instructions that are meant to change the state of qubits for calculation or measurement purposes, or to prepare for such actions.

6.4.2 Preparation and initialisation instructions

- “*Reset calculation*”: call a procedure for re-calibration the setup from a set of pre-defined calibration procedures. One should only adjust for small changes in the setup due to drift or other imperfections of the setup, which can be done in a reasonably short period of time. As such it does not refer to a full calibration as described in “initialisation instructions”.
- “*Reset qubits*”: Change the states of all qubits of a selected register into predefined ones, which can be identified as their “|0>” state.
- “*Reset flags*”: Set all binary flags to “false” of a selected conditional register.
- “*Set flag X*”: Set an individual binary flag “X” of a selected conditional register to a selected value.
- "*Select Library*": Activate a particular library, such that it can preprocess instructions. For instance, to emulate a gate that is not supported by the ISA or to emulate Fault Tolerant Quantum Computing. The concept of libraries is further explained in chapter 8.

6.4.3 Check-point instructions

The HAL virtualises the "simultaneous" handling of multiple jobs by concurrent execution of multiple workloads. This mechanism is further explained in chapter 9. The main consequence of that is that the HAL has to pause a running job after some time, in order to execute other jobs or tasks.

Interrupting a running job at random point can destroy the quantum state of the qubits and will destroy a current quantum calculation. Therefore, pausing a job (without destroying it) should be done at carefully defined moments. Such moments occur when the HAL detects an instruction for resetting the state of a full quantum register. But in many other cases this detection needs assistance from a compiler or user that inserts dedicated check points in the instruction sequence.

A *check point instruction* is a no-operation instruction that informs the HAL that it is not harmful to interrupt a running job. Since the HAL raises a pausing flag to higher layers, the paused job can execute dedicated instructions (when needed) to undo the harm when it starts running again.

6.4.4 Selecting library instructions

The functionality of the HAL can be extended by plug-in libraries, as further explained in chapter 8. This includes an extension of emulated gates or the virtualisation of a Fault Tolerant Quantum Computer with less qubits and more reliability.

If such a library is detected via an associated inquiry instructions and a higher layer would like to take advantage of some of these libraries, then they can be selected by proper instructions.

It will cause that the library performs extra processing on (some of) the instructions, and/or that the instruction set is extended with extra instructions.

6.4.5 Pulse level instructions

Control electronics can fire multiple pulses in parallel to change the state of qubits, and before they are actually fired by the electronics, the HAL shall support hardware-specific instructions to prepare these pulses for each qubit individually. However, the available hardware limits the number of pulses that can be fired simultaneously. When more qubits are to be controlled than this limit, a switching matrix is to be used to reach all qubits of interest. They can offer so called “lanes” to connect a qubit to a particular pulse generator. To save hardware such a switching matrix might support only a restricted set of lanes, and the HAL should be aware of such limitations.

The HAL should therefore support the following (low-level) instructions:

- “*select qubits*”: Prepare for the connection of a selected set of qubits with available lanes, through which pulses will be transported thereafter. The actual connection can be delayed until a “wait” or “fire” instruction is handled.
- “*select pulses*”: Prepare for each lane of interest a predefined pulse that is to be transported thereafter. The actual firing of pulses can be delayed until a “fire” instruction is handled.
- “*fire pulses*”: Fire an ensemble of the selected pulses through the selected lanes for a specified duration, when the selection of lanes and pulses is completed. This instruction will actually execute a specific native gate by changing its state into a specific phase. During this duration, the ISA can prepare for other lanes and pulses, to be used for firing a next ensemble of pulses.
- “*wait*”: impose a selected amount of delay before a next ensemble of pulses can be fired. During this duration, the ISA can prepare for other lanes and pulses, to be used for firing a next ensemble of pulses.

6.4.6 Gate level instructions

An alternative to pulse-level instructions that is a bit more hardware agnostic is the use of gate-level instructions. The ISA in the control software layer has full knowledge on what (sequence of) lanes and pulses are needed to execute primitive gates. This knowledge frees higher layers of the burden to know the exact implementation of lanes and required pulses. As such, gate level execution instructions can be regarded as higher in abstraction than pulse level execution instructions.

The HAL should therefore support the following instructions:

- “*select gates*”: Prepare for an ensemble of gates to be executed simultaneously on selected qubits. The actual connection can be delayed until a “wait” or “fire” instruction is handled. This includes the selection of potential conditional gates.
- “*fire gates*”: Fire a sequence of simultaneous pulse-delay combinations to the selected qubits in order to execute the selected native gates.

6.4.7 Measurement level instructions

The HAL should support instructions to examine the state of one or more qubits in a quantum register by means of a measurement. The answer will be returned as a binary string stored in a dedicated bit-register. Note that a state will always collapse after such a query. The HAL should also support instructions to read out the bits in this state-register and/or to use these bits for instructing controlled gates. If the hardware supports it, a HAL might also provide instructions to specify or change the basis for these measurements.

The HAL should therefore support the following instructions:

- "*select basis*": prepare for an ensemble of selected qubits the pulse from the "basis library", that are needed to measure the state of these qubits in a specific basis.
- "*fire measurements*": Fire a sequence of simultaneous pulse-delay combinations to measure the selected qubits in a specific basis, detects their response and store the results in the associated conditional bits.
- "*read state register*: Read selected conventional bits in a state register that are set by the results of an associated measurement instruction.

6.5 Fault handling instructions

These instructions are about classical means to handle all kinds of "classical errors". But to avoid confusion with "quantum errors" the word "fault" is consistently used here to denote those "classical errors".

Each time a fault is raised, the setup should increment the associated fault counter. This enables higher layers to read-out these fault counters and to perform proper fault handling. Each time a fault occurs, the HAL can raise an interrupt to higher layers to inform them about a fault that has occurred. These interrupts can be masked individually to prevent them being raised.

Examples of such fault counters are:

- Raise exceeding pulse duration time.
- Raise parameter overflow/underflow faults (when phase is out of bounds, index of libraries, lanes or qubits are wrong, etc.).
- Raise pulse timing faults (in the event that pulses are too close together, pulsed at too short times, etc.).
- Raise runtime faults (in the event that a channel is used to pulse a qubit that is not contained in channel lane, etc.).
- Raise memory faults (instruction is too long).
- Raise connection faults (if during an active hybrid session server disconnects).
- Raise adjacency faults, if direct entanglement is requested between two non-adjacent qubits.
- Raise lane faults, if a pulse has to be sent to a qubit while the associated lane cannot be set-up.

Most of these faults are raised by the ISA in the control software layer and they might bypass the HAL to inform layers above the HAL directly.

The HAL should therefore support readout and (re)setting instructions of these fault counters and flags, including:

- "*Set fault mask all*": force for all faults that the HAL (or ISA) will raise an interrupt to higher layers when a fault occurs.
- "*Set fault mask X*": force for fault "X" that the HAL (or ISA)will raise an interrupt to higher layers when such a fault "X" occurs.
- "*Get fault last*": returns the identifier (or index) of the last fault being encountered.
- "*Get fault all*": returns an array with the content of all fault counters and flags.
- "*Get fault X*": returns the content of fault counter or flag "X".

- "*Reset fault all*": Resets all fault counters and flags to zero or false.
- "*Reset fault masks*": Resets all masks to false, so that no fault will raise an interrupt to higher layers.
- "*Reset fault X*": Resets fault counter or flag "X" to zero or false.

7 Quantum gates

7.1 Outline

A quantum gate is a quantum operation that transforms the quantum state of one ore more qubits into another state. It can be considered as an elementary calculation (native, primitive or predefined in a library) within a quantum computation sequence.

The HAL should be able to report information about all gates it supports. This can vary between providing a simple identifier that refers to a standardised list with names and definitions, between providing a list containing all these names and definitions or a mix of these two.

7.2 Queries about supported gates

7.2.1 Reporting the definition of gates

The definition of a gate is simply a matrix describing the associated operation. A way to report such matrices is by means of returning a character string for each supported gate name. For instance:

```
X     = '[0,1;1,0]'
Y     = '[0,-j;+j,0]'
Rx(a) = '[cos(a/2), -j*sin(a/2); -j*sin(a/2), cos(a/2)]'
```

This notation defines the matrix row by row, where each comma (,) separates the elements in each row and each semicolon (;) separates the rows. Identifier *j* or *i* refers to the imaginary unit.

Several gate names are commonly used, such as X, Y, Z, cNOT, and their definition might we well-known as well. But other gate names might be spelled differently, are less known or are only available on dedicated hardware platforms. This holds especially for gates where entanglement between two or more qubits is involved. Therefore the HAL is capable of reporting all names and definitions of supported gates such that a compiler can determine which gates are supported and which not.

7.2.2 Reporting if gates are native or primitive

Another gate property that should be reported by the HAL is the distinction between *native* and *primitive* gates.

- The term *native* refers to an operation that changes the quantum state of a register by means of a "single" physical action on one or more qubits simultaneously. For instance, a rotation Rx(a) or Ry(b) in x or y direction by firing a single pulse.
- The term *primitive* gate refers to a sequential combination of native gates that is emulated as a single operation. For instance, a Z-gate that is implemented as a sequence of an Rx and an Ry gate.

In other words, if an operation is implemented by firing one or more simultaneous pulses, then it is a native gate. If two or more sequential pulses are required to achieve the desired operation, it is a primitive gate. As a result, a native gate can be executed in the minimum execution time.

Knowledge about which gates are native is relevant for quantum algorithms and/or optimising compilers that try to find an optimal circuit representation in terms of execution time. The shortest circuit description with well-known predefined gates Rx(a), Ry(b), Rz(c), X, Y, Z, H, S, T, and cNOT,

might work well but can be less efficient in execution time than a circuit representation with native gates only.

If a gate is native or not is implementation-dependent. The boxed example in Table 1 illustrates, for a specific case, that:

- The gates X, Y, Rx(a), and Ry(b) are all native within that implementation.
- The gates Z and Rz(c) are primitive gates within that implementation since they are to be combined from two sequential native gates.

A similar example can be elaborated with two-qubit gates. For a specific implementation, a gate like cNOT might also be considered primitive when it cannot be implemented with a single native two-qubit gate. But this cannot be stated in general.

Example

The concept of native gates can be explained by the following example. Assume that a specific hardware implementation supports a mechanism to rotate a qubit via a "single" pulse composition that can be controlled with two real parameters "a" and "b". Assume that the definition of this rotation function equals:
`RN(a,b) = [ cos(a/2),              -j*exp(-j*b)*sin(a/2)]`
`          [-j*exp(j*b)*sin(a/2),               cos(a/2)]`
 	
Then some of the well known gates can be implemented via:
 	
`Rx(a) = [    cos(a/2), -j*sin(a/2)] = RN(a,0)`
`        [-j*sin(a/2),     cos(a/2)]`
 	
`Ry(b) = [    cos(b/2),    -sin(b/2)] = RN(a,pi/2)`
`        [    sin(b/2),     cos(b/2)]`
 	
`Rz(c) = [exp(-j*c/2),        0     ] = RN(pi,0) * RN(pi,-c/2)     * exp(j*pi)`
`        [           0,   exp(j*c/2)]`
 	
`X   = [ 0,   1] = Rx(pi) * exp(j*pi/2) = RN(pi,0)                * exp(j*pi/2)`
`      [ 1,   0]`
 	
`Y   = [ 0,  -j] = Ry(pi) * exp(j*pi/2) = RN(pi,pi/2)             * exp(j*pi/2)`
`      [+j,   0]`
 	
`Z   = [ 1,   0] = Rz(pi) * exp(j*pi/2) = RN(pi,pi) * RN(pi,pi/2) * exp(-j*pi/2)`
`      [ 0,  -1]`
 	
In this hardware implementation, Rx(a), Ry(b), X, Y can be considered as native gates. The gates Rz(c) and Z are to be combined from two sequential native gates, so they are compound. Knowledge about which gates are native is relevant for quantum algorithms that try to find an optimal circuit representation in terms of execution time.

Table 1 *- Example of a specific hardware implementation*

7.2.3 Reporting emulated gates

Gates that are not implemented in the ISA (within the control software layer) can be emulated by the HAL to support commonly used gates.

- Desired gates for one or two-qubits that are missing are often simple enough to be hard-coded in the HAL. For instance if a SWAP gate is not supported by the ISA, the HAL can define it instead by combining supported gates.
- Desired gates for more qubits that are missing might be more complicated. In those cases it might be better to implement them within a "plug-in" library, as explained in chapter 8. An example might be the emulation of a "single" QFT gate that emulates a Quantum Fourier Transform for many qubits in the most optimised way for the involved hardware.

Since the full list of emulated gates is implementation dependent, it might also be obvious that the HAL should offer a mechanism to report such lists. Otherwise a compiler cannot count on it.

Note that those emulated gates for more qubits can also be called compound gates. There is no fundamental difference between gates that are primitive or compound; both can be called via a single instruction and both are not native.

7.3 Predefined quantum gates

7.3.1 Definitions and properties

Quantum gates preserve the total probability of quantum states (the norm of the state vector remains 1) and can be described via matrix operations. These matrices **Q** are always unitary, and have the property that the modulus of their determinant $|det(\mathbf{Q})|=1$.

Quantum gates acting on N qubits require a multiplication with $2^N \times 2^N$ unitary matrices. Both (classical) matrix multiplications (division) and Kronecker products of unitary matrices result in unitary matrices, so the norm of the state vector is preserved.
A convenient way to define the unitary matrix **Q** associated with a gate in a consistent manner is by means of matrix functions like $expm(\mathbf{Q})$, $logm(\mathbf{Q})$ and $sqrtm(\mathbf{Q})$. and other matrix operations.

Via standard eigenvalue decompositions, these Q-matrices can always be decomposed as $\mathbf{Q}=\mathbf{V}\cdot diag(\mathbf{d})/\mathbf{V}$, where **Q** and **V** are square matrices and **d** a column vector. This property makes the evaluation of matrix functions like $expm(\mathbf{Q})$, $logm(\mathbf{Q})$ and $sqrtm(\mathbf{Q})$ relatively simple. The used functions and symbols are defined as:

- matrix exponent: $expm(\mathbf{Q}) = expm(\mathbf{V}\cdot diag(\mathbf{d})/\mathbf{V}) = \mathbf{V}\cdot diag(exp(\mathbf{d}))/\mathbf{V}$
- matrix logarithm: $logm(\mathbf{Q}) = logm(\mathbf{V}\cdot diag(\mathbf{d})/\mathbf{V}) = \mathbf{V}\cdot diag(log(\mathbf{d}))/\mathbf{V}$
- matrix square root: $sqrtm(\mathbf{Q}) = sqrtm(\mathbf{V}\cdot diag(\mathbf{d})/\mathbf{V}) = \mathbf{V}\cdot diag(sqrt(\mathbf{d}))/\mathbf{V}$
- Kronecker product: $\mathbf{X} \otimes \mathbf{Y}$
- matrix product: $\mathbf{X} \cdot \mathbf{Y}$
- matrix division: $\mathbf{X}/\mathbf{Y}$ (*right hand division*), $\mathbf{X}\backslash\mathbf{Y}$ (*left hand division*)
- imaginary unit: j (*where* $j \times j = -1$)

Note that the symbols *i* and *j* refer to the same imaginary unit but *i* and 1 are sometimes too look-alike in expressions that it can be confusing. Therefore *j* is used within this document.

7.3.2 Naming conventions for gates within this document

The HAL supports a collection of predefined gates, which can be invoked via a unique name in a gate instruction. Some of these gates are directly provided by the control software layer, while others are

emulated within the HAL in order to harmonize gate-sets among different quantum computer implementations.

Some de-facto consensus has been achieved on names and definitions of commonly used gates. This holds for well known gates like X, Y, Z, cNOT, cZ, SWAP, etc, but not for all gates being defined within different implementations. Sometimes the same name is used for different gates, and in other cases different names are used for identical gates. It might be obvious that this can be confusing and error-prone.

In order to harmonize naming and definitions among different HAL implementations, names and definitions of several pre-defined gates are provided in succeeding sections. There is no need that the HAL should support all these gates, nor should it be restricted to these gates. Therefore a HAL implementation should support a mechanism to let higher layers query the names of gates that are pre-defined and how they are defined.

The acceptance of strings with names of predefined gates is case-insensitive. This means that the HAL treats strings like 'cNOT' and 'CNOT' and 'cnot' allways as names for the same predefined gate. The mixed use of lower and upper case in these name is only a matter of style.
The following style convention has been used in this document:

- The base-line name is the fragment of a full name that starts with uppercase characters, and can be followed by a suffix with lowercase characters. For instance base-line names like X, NOT, and SWAP. A suffix with lowercase characters is used when the same expression is used for defining different gates, but differ only on the arguments they apply on. So Rx, Rzx, Rz are examples of such base-line names. Sdg and Tdg is an exception due to historical reasons.
- The full name of an identifier is a base-line name that can be prefixed by lowercase characters. Such a prefix is only used when the gate is derived from another gate by means of a generic matrix function that can operate on any unitary matrix. So "rQ" for $sqrtm(\mathbf{Q})$ and "cQ" for $controlled(\mathbf{Q})$. As such, the prefix characters 'r' and 'c' are acting like a modifier from a base-line gate.
- Sometimes a gate has a similarity with another gate but cannot be derived from it via a generic matrix function. In that case it is not a modifier and is written with uppercase characters. For instance SWAP and ISWAP.

The tables in following sections define gates and their associated names, definitions, matrices and symbols.

7.3.3 Single qubit gates

Names and definitions of various pre-defined gates that operate on a single qubit shall be according to table 2.

Name	Definition	Matrix	Symbol	Properties
I	$\|0\rangle \to \|0\rangle$ $\|1\rangle \to \|1\rangle$	$\begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$		$= -\mathbf{X}\cdot\mathbf{Y}\cdot\mathbf{Z}$
X	$\|0\rangle \to \|1\rangle$ $\|1\rangle \to \|0\rangle$	$\begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$	X	$= j\cdot\mathbf{Rx}(\pi)$
Y	$\|0\rangle \to +j\,\|1\rangle$ $\|1\rangle \to -j\,\|0\rangle$	$\begin{bmatrix} 0 & -j \\ j & 0 \end{bmatrix}$	Y	$= j\cdot\mathbf{Ry}(\pi)$

Z	$\|0\rangle \to \|0\rangle$ $\|1\rangle \to -\|1\rangle$	$\begin{bmatrix} 1 & 0 \\ 0 & -1 \end{bmatrix}$	Z	$= j \cdot \mathbf{Rz}(\pi)$
Rx(a)	$= expm(-j \cdot a/2 \cdot \mathbf{X})$	$\begin{bmatrix} cos(a/2) & -j \cdot sin(a/2) \\ -j \cdot sin(a/2) & cos(a/2) \end{bmatrix}$	Rx(a)	
Ry(a)	$= expm(-j \cdot a/2 \cdot \mathbf{Y})$	$\begin{bmatrix} cos(a/2) & -sin(a/2) \\ sin(a/2) & cos(a/2) \end{bmatrix}$	Ry(a)	
Rz(a)	$= expm(-j \cdot a/2 \cdot \mathbf{Z})$	$\begin{bmatrix} exp(-j \cdot a/2) & 0 \\ 0 & exp(j \cdot a/2) \end{bmatrix}$	Rz(a)	
P(a)	$= expm(-j \cdot a/2 \cdot (\mathbf{Z} - \mathbf{I}))$	$\begin{bmatrix} 1 & 0 \\ 0 & exp(j \cdot a) \end{bmatrix}$	P(a)	
S	$= expm(-j\pi/4 \cdot (\mathbf{Z} - \mathbf{I}))$	$\begin{bmatrix} 1 & 0 \\ 0 & j \end{bmatrix}$	S	$= \mathbf{P}(\pi/2)$ $= sqrtm(\mathbf{Z})$
T	$= expm(-j\pi/8 \cdot (\mathbf{Z} - \mathbf{I}))$	$\begin{bmatrix} 1 & 0 \\ 0 & (1+j)/\sqrt{2} \end{bmatrix}$	T	$= \mathbf{P}(\pi/4)$ $= sqrtm(\mathbf{S})$
Sdg	$= expm(+j\pi/4 \cdot (\mathbf{Z} - \mathbf{I}))$	$\begin{bmatrix} 1 & 0 \\ 0 & -j \end{bmatrix}$	$S^\dagger$	$= \mathbf{P}(-\pi/2)$
Tdg	$= expm(+j\pi/8 \cdot (\mathbf{Z} - \mathbf{I}))$	$\begin{bmatrix} 1 & 0 \\ 0 & (1-j)/\sqrt{2} \end{bmatrix}$	$T^\dagger$	$= \mathbf{P}(-\pi/4)$
V	$= expm(-j\pi/4 \cdot (\mathbf{X} - \mathbf{I}))$	$\begin{bmatrix} 1+j & 1-j \\ 1-j & 1+j \end{bmatrix} /2$	V	$= sqrt(j) \cdot \mathbf{Rx}(\pi/2)$ $= sqrtm(\mathbf{X})$
H	$= j \cdot \mathbf{Rx}(\pi) \cdot \mathbf{Ry}(\pi/2)$	$\begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} /\sqrt{2}$	H	$= \mathbf{X} \cdot sqrtm(-j\mathbf{Y})$ $= \mathbf{Z} \cdot sqrtm(+j\mathbf{Y})$ $= sqrtm(-j\mathbf{Y}) \cdot \mathbf{Z}$ $= sqrtm(+j\mathbf{Y}) \cdot \mathbf{X}$
NOT	same as **X**			$= \mathbf{X}$
rNOT	same as **V**			$= sqrtm(\mathbf{NOT})$ $= sqrtm(\mathbf{X})$

Table 2 *- List with pre-defined gates operating on a single qubit*

7.3.4 Double qubit gates

Names and definitions of various pre-defined gates that operate on two qubits shall be according to table 3 to 5.

Name	Definition	Matrix	Properties
Rxx(a)	$= expm(-j \cdot a/2 \cdot \mathbf{X} \otimes \mathbf{X})$	$\begin{bmatrix} cos(a/2) & 0 & 0 & -j \cdot sin(a/2) \\ 0 & cos(a/2) & -j \cdot sin(a/2) & 0 \\ 0 & -j \cdot sin(a/2) & cos(a/2) & 0 \\ -j \cdot sin(a/2) & 0 & 0 & cos(a/2) \end{bmatrix}$	$\mathbf{X} \otimes \mathbf{X} = j \cdot \mathbf{Rxx}(\pi)$
Ryy(a)	$= expm(-j \cdot a/2 \cdot \mathbf{Y} \otimes \mathbf{Y})$	$\begin{bmatrix} cos(a/2) & 0 & 0 & j \cdot sin(a/2) \\ 0 & cos(a/2) & -j \cdot sin(a/2) & 0 \\ 0 & -j \cdot sin(a/2) & cos(a/2) & 0 \\ j \cdot sin(a/2) & 0 & 0 & cos(a/2) \end{bmatrix}$	$\mathbf{Y} \otimes \mathbf{Y} = j \cdot \mathbf{Ryy}(\pi)$
Rzz(a)	$= expm(-j \cdot a/2 \cdot \mathbf{Z} \otimes \mathbf{Z})$	$\begin{bmatrix} exp(-j \cdot a/2) & 0 & 0 & 0 \\ 0 & exp(j \cdot a/2) & 0 & 0 \\ 0 & 0 & exp(j \cdot a/2) & 0 \\ 0 & 0 & 0 & exp(-j \cdot a/2) \end{bmatrix}$	$\mathbf{Z} \otimes \mathbf{Z} = j \cdot \mathbf{Rzz}(\pi)$
Rxy(a)	$= expm(-j \cdot a/2 \cdot \mathbf{X} \otimes \mathbf{Y})$	$\begin{bmatrix} cos(a/2) & 0 & 0 & -sin(a/2) \\ 0 & cos(a/2) & sin(a/2) & 0 \\ 0 & -sin(a/2) & cos(a/2) & 0 \\ sin(a/2) & 0 & 0 & cos(a/2) \end{bmatrix}$	$\mathbf{X} \otimes \mathbf{Y} = j \cdot \mathbf{Rxy}(\pi)$
Ryx(a)	$= expm(-j \cdot a/2 \cdot \mathbf{Y} \otimes \mathbf{X})$	$\begin{bmatrix} cos(a/2) & 0 & 0 & -sin(a/2) \\ 0 & cos(a/2) & -sin(a/2) & 0 \\ 0 & sin(a/2) & cos(a/2) & 0 \\ sin(a/2) & 0 & 0 & cos(a/2) \end{bmatrix}$	$\mathbf{Y} \otimes \mathbf{X} = j \cdot \mathbf{Ryx}(\pi)$
Rzx(a)	$= expm(-j \cdot a/2 \cdot \mathbf{Z} \otimes \mathbf{X})$	$\begin{bmatrix} cos(a/2) & -j \cdot sin(a/2) & 0 & 0 \\ -j \cdot sin(a/2) & cos(a/2) & 0 & 0 \\ 0 & 0 & cos(a/2) & j \cdot sin(a/2) \\ 0 & 0 & j \cdot sin(a/2) & cos(a/2) \end{bmatrix}$	$\mathbf{Z} \otimes \mathbf{X} = j \cdot \mathbf{Rzx}(\pi)$
Rzy(a)	$= expm(-j \cdot a/2 \cdot \mathbf{Z} \otimes \mathbf{Y})$	$\begin{bmatrix} cos(a/2) & -sin(a/2) & 0 & 0 \\ sin(a/2) & cos(a/2) & 0 & 0 \\ 0 & 0 & cos(a/2) & sin(a/2) \\ 0 & 0 & -sin(a/2) & cos(a/2) \end{bmatrix}$	$\mathbf{Z} \otimes \mathbf{Y} = j \cdot \mathbf{Rzy}(\pi)$
Rxz(a)	$= expm(-j \cdot a/2 \cdot \mathbf{X} \otimes \mathbf{Z})$	$\begin{bmatrix} cos(a/2) & 0 & -j \cdot sin(a/2) & 0 \\ 0 & cos(a/2) & 0 & j \cdot sin(a/2) \\ -j \cdot sin(a/2) & 0 & cos(a/2) & 0 \\ 0 & j \cdot sin(a/2) & 0 & cos(a/2) \end{bmatrix}$	$\mathbf{X} \otimes \mathbf{Z} = j \cdot \mathbf{Rxz}(\pi)$
Ryz(a)	$= expm(-j \cdot a/2 \cdot \mathbf{Y} \otimes \mathbf{Z})$	$\begin{bmatrix} cos(a/2) & 0 & -sin(a/2) & 0 \\ 0 & cos(a/2) & 0 & sin(a/2) \\ sin(a/2) & 0 & cos(a/2) & 0 \\ 0 & -sin(a/2) & 0 & cos(a/2) \end{bmatrix}$	$\mathbf{Y} \otimes \mathbf{Z} = j \cdot \mathbf{Ryz}(\pi)$

Table 3- *List with pre-defined two-qubit rotation gates*

name	definition	matrix	symbols
		$\mathbf{C} \equiv \begin{bmatrix} 0 & 0 \\ 0 & 1 \end{bmatrix}$	**C** is not a gate but an auxiliary matrix
cNOT	same as **cX**	same as **cX**	
cX	$= expm(\mathbf{C} \otimes logm(\mathbf{X}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \end{bmatrix}$	X
cY	$= expm(\mathbf{C} \otimes logm(\mathbf{Y}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & -j \\ 0 & 0 & j & 0 \end{bmatrix}$	Y
cZ	$= expm(\mathbf{C} \otimes logm(\mathbf{Z}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & -1 \end{bmatrix}$	Z
cS	$= expm(\mathbf{C} \otimes logm(\mathbf{S}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & j \end{bmatrix}$	
cSdg	$= expm(\mathbf{C} \otimes logm(\mathbf{Sdg}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & -j \end{bmatrix}$	
cT	$= expm(\mathbf{C} \otimes logm(\mathbf{T}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & (1+j)/\sqrt{2} \end{bmatrix}$	
cTdg	$= expm(\mathbf{C} \otimes logm(\mathbf{Tdg}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & (1-j)/\sqrt{2} \end{bmatrix}$	
cH	$= expm(\mathbf{C} \otimes logm(\mathbf{H}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & \sqrt{1/2} & \sqrt{1/2} \\ 0 & 0 & \sqrt{1/2} & -\sqrt{1/2} \end{bmatrix}$	H
cP	$= expm(\mathbf{C} \otimes logm(\mathbf{P}))$	$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & exp(j \cdot a) \end{bmatrix}$	

Table 4 - *List with pre-defined controlled gates operating on two qubits*

Name	definition + matrix	Properties + Symbol
SWAP	$= expm(-j\pi/4 \cdot (\mathbf{X} \otimes \mathbf{X} + \mathbf{Y} \otimes \mathbf{Y} + \mathbf{Z} \otimes \mathbf{Z} - \mathbf{I} \otimes \mathbf{I}))$ $\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$	
rSWAP	$= expm(-j\pi/8 \cdot (\mathbf{X} \otimes \mathbf{X} + \mathbf{Y} \otimes \mathbf{Y} + \mathbf{Z} \otimes \mathbf{Z} - \mathbf{I} \otimes \mathbf{I}))$ $\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & (1+j)/2 & (1-j)/2 & 0 \\ 0 & (1-j)/2 & (1+j)/2 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$	$= sqrtm(\mathbf{SWAP})$
ISWAP	$= expm(-j\pi/4 \cdot (\mathbf{X} \otimes \mathbf{X} + \mathbf{Y} \otimes \mathbf{Y}))$ $\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 0 & j & 0 \\ 0 & j & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$	
rISWAP	$= expm(-j\pi/8 \cdot (\mathbf{X} \otimes \mathbf{X} + \mathbf{Y} \otimes \mathbf{Y}))$ $\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1/\sqrt{2} & j/\sqrt{2} & 0 \\ 0 & j/\sqrt{2} & 1/\sqrt{2} & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$	$= sqrtm(\mathbf{ISWAP})$

***Table 5** - List with various other pre-defined gates operating on two qubits*

7.3.5 Multiple qubit gates

Names and definitions of various pre-defined gates that operate on more than two qubits shall be according to table 6. The systematic used within the expressions used for defining them illustrate how to extend this list in case a gate is needed with multiple controls.

Name	definition + matrix	Properties + Symbol
	$\mathbf{C} \equiv \begin{bmatrix} 0 & 0 \\ 0 & 1 \end{bmatrix}$	**C** is not a gate but an auxiliary matrix
ccNOT	same as **ccX**	
ccX	$= expm(\mathbf{C} \otimes \mathbf{C} \otimes logm(\mathbf{X}))$ (*also known as Toffoli gate*) $\begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}$	

cSWAP	$= expm(\mathbf{C} \otimes logm(\mathbf{SWAP}))$, (*also known as the Fredkin gate*) $$\begin{bmatrix} 1&0&0&0&0&0&0&0\\ 0&1&0&0&0&0&0&0\\ 0&0&1&0&0&0&0&0\\ 0&0&0&1&0&0&0&0\\ 0&0&0&0&1&0&0&0\\ 0&0&0&0&0&0&1&0\\ 0&0&0&0&0&1&0&0\\ 0&0&0&0&0&0&0&1 \end{bmatrix}$$	
crSWAP **rcSWAP**	$= expm(\mathbf{C} \otimes logm(\mathbf{rSWAP}))$ $= expm(\mathbf{C} \otimes logm(\mathbf{SWAP})/2)$ $$\begin{bmatrix} 1&0&0&0&0&0&0&0\\ 0&1&0&0&0&0&0&0\\ 0&0&1&0&0&0&0&0\\ 0&0&0&1&0&0&0&0\\ 0&0&0&0&1&0&0&0\\ 0&0&0&0&0&(1+j)/2&(1-j)/2&0\\ 0&0&0&0&0&(1-j)/2&(1+j)/2&0\\ 0&0&0&0&0&0&0&1 \end{bmatrix}$$	crSWAP and rcSWAP give the same results $= sqrtm(\mathbf{cSWAP})$
cISWAP	$= expm(\mathbf{C} \otimes logm(\mathbf{iSWAP}))$ $$\begin{bmatrix} 1&0&0&0&0&0&0&0\\ 0&1&0&0&0&0&0&0\\ 0&0&1&0&0&0&0&0\\ 0&0&0&1&0&0&0&0\\ 0&0&0&0&1&0&0&0\\ 0&0&0&0&0&0&j&0\\ 0&0&0&0&0&j&0&0\\ 0&0&0&0&0&0&0&1 \end{bmatrix}$$	
crISWAP **rcISWAP**	$= expm(\mathbf{C} \otimes logm(\mathbf{riSWAP}))$ $= expm(\mathbf{C} \otimes logm(\mathbf{iSWAP})/2)$ $$\begin{bmatrix} 1&0&0&0&0&0&0&0\\ 0&1&0&0&0&0&0&0\\ 0&0&1&0&0&0&0&0\\ 0&0&0&1&0&0&0&0\\ 0&0&0&0&1&0&0&0\\ 0&0&0&0&0&1/\sqrt{2}&j/\sqrt{2}&0\\ 0&0&0&0&0&j/\sqrt{2}&1/\sqrt{2}&0\\ 0&0&0&0&0&0&0&1 \end{bmatrix}$$	crISWAP and rcISWAP give the same results $= sqrtm(\mathbf{cISWAP})$

Table 6 *- List with various other pre-defined gates operating on three qubits*

8 Libraries

8.1 Outline

The HAL should support a software mechanism to let its functionality grow with future needs, and/or to improve existing functionalities. Rather than hard-coding vendor-specific logic in the HAL, the HAL should be able to load vendor-provided plug-ins (preferably in runtime) offering these new/improved functionalities.
This approach supports the integration of multiple vendor packages concurrently, and a convenient

adaptation of the HAL to different hardware stacks. All without recompilation of higher layers. It also allows vendors to innovate independently while maintaining interoperability, and to provide users with a unified interface that abstracts hardware complexity.

The common software approach for offering this flexibility is the use of "plug-in" libraries. To make this happen the HAL should not only define the supported mechanism, but also a common way of internal interfacing to let the library interwork with other parts of the HAL. This means two aspects:

- A software mechanism to let libraries run, preferably by reusing existing mechanisms for dynamic linking of the underlying operating system. Examples are the use of the Dynamic Linking Library (DLL) mechanism within Windows, or the use of Dynamic Shared Objects mechanism within Linux.

- A mechanism to tell the HAL that a library is operational, what its characteristics are (name, version, ...) and to intercept instructions that are to be handled by the inserted library.

An example of the latter is the interception of query instructions about capabilities so that new capabilities can be reported. Another example is that instructions for modifying the state of qubits become less error-prone after installing a new library with an improved Quantum Error Correction mechanism.

Each plug-in might encapsulate proprietary instruction translation, hardware control routines, and optimised algorithm libraries, allowing the HAL to dispatch calls dynamically based on the active hardware back-end. Plug-ins can be versioned and should be validated for integrity, ensuring compatibility and security.

Currently, most quantum software stacks rely on static linking in stead of dynamic linking. This means that vendor-specific logic and libraries are to be linked into the system at compile-time, and are to be implemented in the same programming language as the rest of the stack. This monolithic approach can simplify initial deployment but limits flexibility, especially as the ecosystem grows to include multiple hardware vendors and diverse programming environments.

The use of static linking is not excluded by the HAL, but in the future the use of dynamic linking will become increasingly important. By loading vendor plug-ins and libraries at run-time, the HAL can support heterogeneous hardware platforms without requiring recompilation of higher layers. This dynamic approach enables seamless integration with multiple programming languages, facilitates rapid updates, and allows vendors to innovate independently while maintaining interoperability.

The sub sections hereafter will discuss a few powerful libraries that are currently foreseen. These sub sections are examples only and might grow with future developments.

8.2 Library with Optimised Circuits

The library mechanism allows the HAL to offer vendor-specific optimised circuits to higher layers, which are fully tailored to the involved hardware in lower layers. For example, an optimised QFT (Quantum Fourier Transform) circuit provided by a hardware vendor is expected to be the best possible implementation of the QFT algorithm for the hardware of that vendor. Here, best means the one that can be executed with the minimum amount of execution time. Thus, it is expected that the optimised circuit is composed by native gates supported by the underlying hardware. We remind that the name native gate refers to an operation for changing the quantum state of a register by means of a "single" physical action on one or more qubits simultaneously, as explained in section 7.2.2.

Circuits that are frequently used as building blocks for applications, are:

- Quantum Fourier Transform - QFT
- Phase Estimation
- Grover Operator
- Logical operators (AND, OR, XOR, etc.)
- Bit-Flip Oracle Gate
- Diagonal Gate
- (circuit for preparing a) Graph State
- Phase Oracle

These circuits are suitable candidates for being provided in a library as vendor-specific optimised circuits.

8.3 Library for Fault Tolerant Quantum Computing (FTQC)

A fault-tolerant quantum computation (FTQC) library of the HAL is responsible for abstracting fault-tolerant quantum computation (FTQC) functionalities, including quantum error correction (QEC) functionalities, so that higher layers can operate on the logical level without requiring hardware-specific and FTQC-architecture specific knowledge.

The HAL might support multiple FTQC architectures with multiple QEC codes, such as surface codes, concatenated codes, or other vendor-defined approaches. The FTQC library might specify and organise the placement of magic state factories, buses and data qubits of an FTQC architecture in a static or dynamic manner. Alternatively, the FTQC library might specify a code switching strategy for implementing different fault-tolerant gates. The FTQC library could provide a standardised interface for logical gate sets and configuration parameters.

- Logical gate sets comprise logical gates which can be implemented with a chosen FTQC architecture and QEC code. A typical logical gate set could comprise Clifford gates and T gates, when the library obtained the information that magic T-state distillation is feasible on the hardware platform, for instance.
- Configuration parameters could comprise FTQC parameters such as an architecture choice, the current state of a dynamic architecture, magic state fidelities, and the like. Furthermore, configuration parameters could comprise QEC parameters such as error rates, thresholds, and syndrome extraction capabilities.

The logical gate set and the configuration parameters enable compilers and schedulers in higher layers to make informed decisions about circuit optimisation and resource allocation. The HAL should allow dynamic FTQC and QEC configuration based on real-time hardware feedback, such as changes in qubit fidelity or calibration status, ensuring that the employed strategies remain adaptive and efficient. By centralising FTQC organisation and reporting, the HAL ensures consistent execution across diverse hardware platforms, while maintaining transparency for higher layers that need to optimise performance without managing low-level fault-tolerant gate and measurement implementation, error handling and control.

FTQC and QEC functionality introduces logical qubits, which are constructed from multiple physical qubits to provide greater robustness against noise and operational errors.

- *Physical qubits* represent the raw hardware-level quantum states, which are highly susceptible to decoherence and gate errors.
- *Logical qubits* combine many physical qubits into a single error-protected unit, or logical qubit, allowing the use of the qubit for robust computation.

To support FTQC and QEC more efficiently, the control software layer might be able to handle queries pre-defined by the ISA, such as pre-defined operations for syndrome extraction and logical gate application.

8.4 Library for Mapping and Routing

The Library for Mapping and Routing is a specialised software component within the HAL designed to translate the logical qubit layout and intended interactions of a quantum program into the actual physical topology of the underlying hardware. Its primary purpose is to abstract the complexities of physical qubit connectivity, enabling higher-level software and compilers to operate independently of hardware-specific details and constraints.

Mapping variables to physical qubits is a transversal challenge across all quantum hardware architectures, including gate-based and annealing systems. By providing a standardised mechanism for this process, the HAL aims to improve the scalability and efficiency of quantum computing solutions. The mapping process shall aim to minimise the number of physical qubits used to mitigate the impact of noise and increase the probability of high-quality solutions.

This library is an optional component of the HAL. Depending on the vendor implementation, a mapping library can provide support for a single paradigm (e.g., exclusively for gate-based systems) or comprehensive support for multiple paradigms. Both approaches are acceptable, as the HAL is designed to be flexible and provide information regarding the underlying architecture—such as "gate-based", "annealing", or "simulation"—to ensure coherence across the system.

8.4.1 Functional Requirements

To ensure that mapping and routing operations are transparent to the user and higher software layers, the library shall adhere to the following requirements:

- *Topology-Awareness and Transparency*: The library shall utilise HAL inquiry mechanisms, specifically the "Get adjacency matrix" instruction, to automatically retrieve the physical connectivity of quantum registers. This ensures the mapping process is handled internally by the HAL, presenting a unified interface and hiding implementation-specific details.

- *Mapping Strategy Control*: The HAL shall enable higher layers to define the mapping strategy through operational modes. The user shall be able to select from different libraries from different providers and select the mode. If there is no specific mode selected it is considered default mode, the library shall automatically apply the system's default embedding or transpiling algorithm to ensure a seamless execution flow for standard problems. The library shall expose a set of available mapping algorithms, allowing the user or compiler to select the most appropriate heuristic based on problem characteristics and hardware topology or a specific mapping defined by the user.

- *Algorithmic Flexibility*: The library shall be designed to accommodate various embedding and routing heuristics, including but not limited to:

    - Iterative reduction of physical qubit usage through search algorithms, with [2,3] or without [1,4] intelligent initialisation.

    - Structured embedding methods for fully connected or dense instances [5,6,7].

    - Reinforcement learning based methods [8,9,10].

    - Iterative refinement of embeddings through probabilistic decision-making [11].

- *Plug-in Extensibility*: In alignment with the general HAL architecture, this library shall be plug-in extendable. This allows for the integration of proprietary mapping algorithms via a uniform interface and the use of dynamic linking to support heterogeneous platforms without requiring the recompilation of higher layers.

- *Integration with Execution Flow*: The mapping functionality shall be integrated into the HAL's instruction set, utilising commands such as "set mapping" to construct the qubit topological mapping and "def registers" to group qubits. These instructions shall operate transparently, allowing compilers to optimise execution without direct interaction with proprietary hardware interfaces.

8.4.2 Interface and Integration

In alignment with the general HAL architecture, the Mapping and Routing library shall:

- Operate as a preprocessing step that translates logical instructions into physical-layer assignments before they are dispatched to the control software layer.

- Be selectable via a "Select Library" instruction, enabling the HAL to switch between different mapping library or versions dynamically.

- Provide reports to higher layers regarding the quality or feasibility of the generated mapping (e.g., number of physical qubits required versus available).

9 Resource management

9.1 Outline

The HAL incorporates resource management dynamically by allocating qubits, memory buffers, and timing channels based on user requirements and system constraints. It also implements scheduling policies that optimise for different parameters, throughput, and latency, allowing concurrent execution of multiple workloads without compromising performance. Virtualisation ensures that each virtual instance behaves as an independent quantum system. By abstracting these complexities, the HAL provides a seamless experience for higher layers, enabling multi-user operation, cloud-based quantum services and hybrid computing environments to scale securely and efficiently.

A job refers to an instruction flow that contain the complete execution of an application of a single user. This could be for instance a single fixed circuit that has to run many times or a hybrid quantum application involving sequential or interleaved quantum program calls. This enables execution time to be shared across multiple users, as jobs can be temporarily paused to allow execution of another user's job. Therefore the resource manager has the following means to cut in jobs

- ***Pausing*** a job to hand-over execution time to another user. Such an interruption will not destroy the quantum calculation.
- ***Breaking*** a job when it takes too long before a convenient moment is found to pause the job. Such an interruption will destroy parts of a quantum calculation. and the resource manager should raise a fault to a higher layer so that it can redo the broken calculation at a later moment in time.
- ***Killing*** a job when it exceeds agreed allocated time or resource quota, or a higher layer has explicitly asked for it.

To facilitate the pausing of a job, the resource manager shall have a robust mechanism to identify when it can pause a job, without destroying ongoing quantum calculations.

9.2 The concept of partition sequences

To enable fair and efficient multi-user operation, the resource manager within the HAL supports the concept of *partition sequences.* These are logical blocks of instructions treated as atomic units after which a quantum calculation can be paused without harm and without compromising correctness or isolation between jobs from different users.

For example, if a user runs a job with 100,000 shots, or executions of a circuit, then a partition can be allocated to each shot. Assume that hardware calibration is required every 1,000 shots, then the resource manager can pause the job after 1000 partitions, allow a lower layer to perform a warm-start calibration, and then resume execution from the next partition. Something similar occurs when jobs from multiple users are running "simultaneously".

This mechanism is known as *snapshotting*. Snapshotting enables partitions from different users' partition sequences to be interleaved and scheduled according to priority, thereby ensuring fairness and maximising throughput under *fair-share scheduling.* When the resource manager decides to hand-over execution time to another job it waits a reasonable amount of time for detecting the end of a partition. If detected in time, it will pause that job, but if it takes too long the resource manager will break that job, as explained before. Pausing means that the execution context of a job is preserved, but they relinquish control of the hardware until the scheduler returns them to the top of the priority queue.

This decision making is controlled by priority, derived from the number of concurrent users waiting for execution time or from an interrupt request received from a lower layer. For instance when a lower layer needs to run a warm start calibration or even a system restart.

Figure 2 shows an example of how the resource manager within the HAL can process partition sequences from multiple users. It depends on the priority of other jobs how many partition sequences can run without being paused. Sometimes it can be many partitions, and sometimes pausing will occur directly after a first partition.



***Figure 2**: Representation of a processing window that can be subdivided into scheduled partitions with check points for multiple users.*

This mechanism combines dynamic scheduling and resource management, allowing concurrent workloads to share hardware efficiently while maintaining isolation and performance guarantees. Although the HAL's current focus is on abstractions for quantum hardware, its architecture intentionally does not exclude classical high-performance computing components. The HAL is conceptualised as a collection of extensible libraries, and nothing prevents the inclusion of HPC-oriented modules, for example, routing to GPU clusters for simulation or pre-processing, or coordinating with distributed classical workflows. However, these capabilities remain outside the present scope of the HAL's core definition.

Future iterations could integrate HPC more deeply as hybrid quantum-classical pipelines become increasingly important, but for now, the HAL concentrates on providing robust, secure, and scalable interfaces to quantum hardware itself.

9.3 The concept of check pointing

It might be obvious that the resource manager cannot always automatically detect when a user completes a subprocess or reaches a natural yield point marking the end of a partition. There are exceptions, such as when instructions are encountered that reset all quantum registers. These instructions are useful for indicating the start of a new partition. However, if they do not occur frequently enough, the resource manager has to interrupt the job and defer further handling to higher layers.

The solution for preventing that is the use of *check pointing* by insertion of so called *check point instructions.* These are explicit no-operation instructions, with the only purpose to indicate where a job can be paused. In other words, to demarcate the end of a partition.

It is the responsibility of a higher layer, such as a compiler, to insert sufficient check point instructions. Otherwise it has to accept the risk that a job will suddenly be broken by the resource manager and that (parts of) the quantum calculation gets lost.

Natural places where a compiler can insert check point instructions is at loop iterations, measurement batches, and synchronisation points.

Bibliography

[1] J. Cai, W. G. Macready, A. Roy, *A practical heuristic for finding graph minors* (2014).

[2] J. P. Pinilla, S. J. Wilton, *Layout-aware embedding for quantum annealing processors*, in: International Conference on High Performance Computing, Springer, 2019, pp. 121–139.

[3] S. Zbinden, A. Bärtschi, H. Djidjev, S. Eidenbenz, *Embedding algorithms for quantum annealers with chimera and pegasus connection topologies*, in: International Conference on High Performance Computing, Springer, 2020, pp. 187–206.

[4] Zou, H., Treinish, M., Hartman, K., Ivrii, A., & Lishman, J. (2024). *LightSABRE: A lightweight and enhanced SABRE algorithm*. arXiv preprint arXiv:2409.08368.

[5] T. Boothby, A. D. King, A. Roy, *Fast clique minor generation in chimera qubit connectivity graphs*, Quantum Information Processing 15 (2016) 495–508.

[6] T. D. Goodrich, B. D. Sullivan, T. S. Humble, *Optimizing adiabatic quantum program compilation using a graph theoretic framework*, Quantum Information Processing 17 (2018) 1–26.

[7] Jüttner, A., & Madarasi, P. (2018). *VF2++—An improved subgraph isomorphism algorithm*. Discrete Applied Mathematics, 242, 69-81.

[8] Ngo, H., Do, N., Vu, M., Jeter, T., Kahveci, T., & Thai, M. (2025). *CHARME: A chain-based reinforcement learning approach for the minor embedding problem*. ACM Transactions on Quantum Computing, 7(1), 1-28.

[9] Dubal, A., Kremer, D., Martiel, S., Villar, V., Wang, D., & Cruz-Benito, J. (2025). *Pauli network circuit synthesis with reinforcement learning*. arXiv preprint arXiv:2503.14448.

[10] Kremer, D., Villar, V., Paik, H., Duran, I., Faro, I., & Cruz-Benito, J. *Practical and efficient quantum circuit synthesis and transpiling with reinforcement learning* (2024). arXiv preprint arXiv:2405.13196, 50.

[11] D. E. Bernal, K. E. Booth, R. Dridi, H. Alghassi, S. Tayur, D. Venturelli, *Integer programming techniques for minorembedding in quantum annealers*, in: International Conference on Integration of Constraint Programming, Artificial Intelligence, and Operations Research, Springer, 2020, pp. 112–129.

[12] Nielsen & Chuang, Quantum Computation and Quantum Information, Cambridge University Press 2000

[13] CEN/CLC/TR 18202:2025, "*Layer model of Quantum Computing*", sept 2025

[14] CEN/CLC/TR XXXX:20YY, "*Cryogenic Solid State Quantum Computing.*", (currently under voting)